发明名称 |
Write-back cache having sub-line size coherency granularity and method for maintaining coherency within a write-back cache |
摘要 |
A write-back cache memory and method for maintaining coherency within a write-back cache memory are disclosed. The write-back cache memory includes a number of cache lines for storing data associated with addresses within an associated memory. Each of the cache lines comprises multiple byte sets. The write-back cache memory also includes coherency indicia for identifying each byte set among the multiple byte sets within a cache line which contains data that differs from data stored in corresponding addresses within the associated memory. The write-back cache memory further includes cache control logic, which, upon replacement of a particular cache line within the write-back cache memory, writes only identified byte sets to the associated memory, such that memory accesses and bus utilization are minimized.
|
申请公布号 |
US5802572(A) |
申请公布日期 |
1998.09.01 |
申请号 |
US19960616612 |
申请日期 |
1996.03.15 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
PATEL, RAJESH BHIKHUBHAI;MALLICK, SOUMMYA |
分类号 |
G06F12/08;(IPC1-7):G06F13/00;G06F12/00 |
主分类号 |
G06F12/08 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|