发明名称 Configurable drive clock
摘要 An apparatus and method which provides specified hold times for communication signals transmitted from a processing device that is capable of operating at different frequencies, to external devices, is provided. The apparatus includes a clock multiplier which generates an internal clock signal which is a multiple of an external clock, a ring oscillator, which provides a number of outputs of the same frequency as the internal clock, but at fixed phase offsets from the internal clock, and clock select circuitry, which selects one of the outputs from the ring oscillator, depending on the speed of the internal clock, to be used as a drive clock signal for a bus unit. Selection of one of the phase offset outputs provides for a specified hold time regardless of the internal clock speed of the processing device.
申请公布号 US5802356(A) 申请公布日期 1998.09.01
申请号 US19960748567 申请日期 1996.11.13
申请人 INTEGRATED DEVICE TECHNOLOGY, INC. 发明人 GASKINS, DARIUS;LUNDBERG, JAMES R.
分类号 G06F1/08;(IPC1-7):G06F1/10 主分类号 G06F1/08
代理机构 代理人
主权项
地址