发明名称 SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
摘要 A memory macro (MM) is a combination of functional modules such as a main amplifier module (13), memory bank modules (11) of which each memory bank operates independently, a power source circuit (14), etc. The storage capacity of the memory macro (MM) can be easily changed from a large capacity to a small one by changing the number of the memory bank modules (11). A control circuit (BKCONTH) in the memory bank modules (11) of the memory macro (MM) has an additional address comparing function (COMP). Therefore, the same page can be accessed at high speed without providing any control circuit outside the memory macro (MM). In addition, a module (17) having a function such as a memory access sequence control is provided and, when memory access is made, identification information (ID) is issued at the time of inputting/outputting address or data. Therefore, high-speed memory access can be realized by checking the coincidence between the data and address with the ID and controlling the memory access sequence so that the address inputting order and data outputting order can be changed.
申请公布号 WO9836419(A1) 申请公布日期 1998.08.20
申请号 WO1997JP00410 申请日期 1997.02.17
申请人 HITACHI, LTD.;AYUKAWA, KAZUSHIGE;WATANABE, TAKAO;NARITA, SUSUMU 发明人 AYUKAWA, KAZUSHIGE;WATANABE, TAKAO;NARITA, SUSUMU
分类号 G06F12/02;G06F13/16;G11C7/10;G11C8/12;G11C11/00;(IPC1-7):G11C11/407 主分类号 G06F12/02
代理机构 代理人
主权项
地址
您可能感兴趣的专利