发明名称 DATA PROCESSOR
摘要 <p>A data processor equipped with control means for decreasing the power required for memory access by repeatedly reading out instructions from a small-scale buffer at the time of a loop processing even though a repeat instruction cannot be utilized, and a data processor unit is equipped also with means for deciding whether or not the control for repeatedly reading out instructions to be repeatedly executed at the time of the loop processing, from a small-scale buffer is applied. When the instruction to change the content of a certain register is executed prior to a sequence of instructions to be repeatedly executed and when the register meets a specific condition, the instructions are repeatedly read out from the small-scale buffer.</p>
申请公布号 WO1998036351(P1) 申请公布日期 1998.08.20
申请号 JP1997000411 申请日期 1997.02.17
申请人 发明人
分类号 主分类号
代理机构 代理人
主权项
地址