发明名称 ASYNCHRONOUS READ CIRCUIT FOR BINARY COUNTER
摘要 PROBLEM TO BE SOLVED: To prevent the presence of an output timing for reading a value substantially different from an internal count value for a binary counter for which a hamming distance advances in 1-all bit width. SOLUTION: A binary counter part 1 steps counting by clocks Sa and outputs binary counting data Sc and they are turned to data Sd made into gray codes in an encoding part 2. A data sampling part 3 samples the data Sd by the counted value read signals Sb of an optional timing, however, since they are made into the gray codes, the hamming distance between the two codes of the data Sd before and after sampling is '1' at all times regardless of the counted value of the binary counter part 1 and the error of output gray code read data Se is made less than±1. Thus, the error of binary read data Sf obtained by converting the data Se to binary data in a decoding part 4, that is, the read counted value of the binary counter, is made less than±1.
申请公布号 JPH10215185(A) 申请公布日期 1998.08.11
申请号 JP19970015208 申请日期 1997.01.29
申请人 NEC SHIZUOKA LTD;NEC CORP 发明人 SHIGEMOTO NAOHITO;YAGI YOSHIHARU
分类号 H03K23/58;H03M7/16;(IPC1-7):H03M7/16 主分类号 H03K23/58
代理机构 代理人
主权项
地址