发明名称 INTEGRATING CIRCUIT
摘要 PROBLEM TO BE SOLVED: To provide an integrating circuit which suppresses the variance in the saturation voltage of a transistor TR controlling charging of a capacity element and the variance of the temperature at the time of calculating an integration action time. SOLUTION: A measurement object signal input terminal IN, a constant voltage circuit part VREF 11 which generates a constant voltage, a voltage/ current conversion circuit part IREF 12 which converts the output voltage of the VREF into a current, a capacity element connection terminal CPT which supplies an output current I0 of the IREF 12 to an externally connected capacity element, a voltage comparator CP 13 which has one input connected to the terminal CPT to detect an integrated potential charged in the capacity element and has the other input connected to the measurement object signal input terminal IN and compares these input potentials with each other to output an inverted output voltage to an output end OUT at the time of coincidence between them, and a switching means 14 which has an input end connected to the output end of the VREG 11 and has an output end connected to the terminal CPT and is set to the conductive or non-conductive state in response to a voltage supplied from the outside through a control terminal CTL are provided.
申请公布号 JPH10214306(A) 申请公布日期 1998.08.11
申请号 JP19970016783 申请日期 1997.01.30
申请人 NEC IC MICROCOMPUT SYST LTD 发明人 IWATA HIROMITSU
分类号 G06G7/184;G01R19/255;(IPC1-7):G06G7/184 主分类号 G06G7/184
代理机构 代理人
主权项
地址
您可能感兴趣的专利