| 摘要 |
<p>The present invention relates to a method for fabricating a heterojunction bipolar transistor having a passivating ledge (712) on the emitter layer (101). The passivating ledge (712) is fabricated first through a first etching step and the emitter mesa (1004) thereafter through an isotropic etching step.</p> |
