发明名称 Method for controlling a processor for power-saving in a computer for executing a program, compiler medium and processor system
摘要 In a processor system including a plurality of hardware resources, a method for arranging a program to suppress the power consumption by the resources includes the steps of determining which ones of the hardware resources are to be operated and from which instruction cycle to which instruction cycle to execute each instruction of the program; and based on the determination, adding an instruction to lower frequencies of clock signals inputted to the hardware resources and an instruction to restore the frequency at positions adjacent to the beginning and the end of the period during which the hardware resources are not operated and compiling the program. The processor system decodes the compiled program and lowers the frequency of the clock signal inputted to the hardware resources in accordance with the frequency lowering instruction and the frequency restoring instruction detected in the decoding step. The clock signals sent to the hardware resources are stopped by the frequency lowering instruction to the resource of the hardware resources for which the clock frequency may be lowered to zero.
申请公布号 US5790877(A) 申请公布日期 1998.08.04
申请号 US19960675033 申请日期 1996.07.03
申请人 HITACHI, LTD. 发明人 NISHIYAMA, HIROYASU;KIKUCHI, SUMIO;MORI, NORIYASU;NISHIMOTO, AKIRA;TAKEUCHI, YOOICHI
分类号 G06F15/78;G06F1/04;G06F1/06;G06F1/08;G06F1/32;G06F9/30;G06F9/38;G06F9/45;(IPC1-7):G06F1/00;G06F1/18;G06F1/26 主分类号 G06F15/78
代理机构 代理人
主权项
地址