发明名称 |
Method of design for testability and method of test sequence generation |
摘要 |
<p>The invention provides a method of design for testability at RTL which can guarantee high fault coverage and a method of test sequence generation for easily generating test sequences for an RTL circuit which is designed to be easily testable by the method of design for testability. In the RTL circuit, scannable registers are selected so that the RTL circuit can attain an easily testable circuit structure such as an acyclic structure. This RTL circuit is timeframe expanded on the basis of a predetermined evaluation function and logically synthesized, so as to generate a timeframe expanded combinational circuit, that is, a gate level timeframe expanded circuit, as a circuit for test sequence generation. For the timeframe expanded combinational circuit, test patterns for multiple stuck-at faults are generated, the test patterns are transformed into test sequences on the basis of data on timeframes including primary inputs and pseudo-primary inputs, and the test sequences are transformed into scanning test sequences in view of a scan shift operation. <IMAGE></p> |
申请公布号 |
EP0855651(A2) |
申请公布日期 |
1998.07.29 |
申请号 |
EP19980100637 |
申请日期 |
1998.01.15 |
申请人 |
MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. |
发明人 |
HOSOKAWA, TOSHINORI;INOUE, TOMOO;FUJIWARA, HIDEO |
分类号 |
G01R31/317;G01R31/28;G01R31/3183;G01R31/3185;G06F11/22;G06F17/50;(IPC1-7):G06F11/263 |
主分类号 |
G01R31/317 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|