发明名称
摘要 <p>To avoid the fraudulent activities of malevolent users, detection of the secret codes contained in a MOS integrated-circuit memory card, and transmitted to an input/output unit, is prevented by interposing in the transmission chain, in the integrated circuit itself, a read amplifier (50) essentially comprising two identical circuits (4, 5) in parallel and which are intended to take complementary logic states when they receive a same logic level to be detected. This results in the electrical consumption of the amplifier being the same whatever logic level is transmitted. Under these conditions it becomes impossible to deduce the nature of the logic level transmitted. As an improvement, the outputs of the detector are provided with bistable circuits (15, 18) and are mutually coupled (19, 20) to one another so as to be able to take account of detected information of transient or corrupted type. …<IMAGE>… </p>
申请公布号 JP2777603(B2) 申请公布日期 1998.07.23
申请号 JP19880172522 申请日期 1988.07.11
申请人 ESU JEE ESU TOMUSON MIKUROEREKUTORONIKUSU SA 发明人 JASEKU KOARUSUKII
分类号 G06K19/10;G06F12/14;G06F21/06;G06K19/073;G11C7/24;H03K19/003;(IPC1-7):G06K19/073 主分类号 G06K19/10
代理机构 代理人
主权项
地址