| 摘要 |
<p>A peripheral module (214) capable of interaction with a host system (100) comprises a digital signal processor (DSP) (120), a cache controller (110), and minimal or no resident memory for initial storage of instructions and data. The peripheral module (214) utilizes the memory resources e.g., ROM (106) and RAM (108)) of a host system (100). The cache controller (110) interfaces to the DSP (120) and provides an instruction and data stream, upon request, from a resident cache (112). A bus interface unit (216) arbitrates access to the host system (100) via a host bus (104) for access to host system resources by the cache controller (110) for extracting DSP (120) information e.g., instructions and data) from the host system (100) for utilization by the DSP (120) within the peripheral module (214). The cache controller (110) and cache (112) thereby provide the instruction and data stream as required by the DSP (120) for digital signal processing applications and relieve the need for resident storage within the peripheral module. </p> |
