发明名称 Cache hierarchy management with locality hints for different cache levels
摘要 A computer system and method in which allocation of a cache memory is managed by utilizing a locality hint value included within an instruction. When a processor accesses a memory for transfer of data between the processor and the memory, that access can be allocated or not allocated in the cache memory. The locality hint included within the instruction controls if the cache allocation is to be made. When a plurality of cache memories are present, they are arranged into a cache hierarchy and a locality value is assigned to each level of the cache hierarchy where allocation control is desired. The locality hint may be used to identify a lowest level where management of cache avocation is desired and cache memory is allocated at that level and any higher level(s). The locality hint value is based on spatial and/or temporal locality for the data associated with the access. Data is recognized at each cache hierarchy level depending on the attributes associated with the data at a particular level. If the locality hint identifies a particular access for data as temporal or non-temporal with respect to a particular cache level, the particular access may be determined to be temporal or non-temporal with respect to the higher and lower cache levels.
申请公布号 AU5694098(A) 申请公布日期 1998.07.15
申请号 AU19980056940 申请日期 1997.12.12
申请人 INTEL CORPORATION 发明人 MILLIND MITTAL
分类号 G06F12/08 主分类号 G06F12/08
代理机构 代理人
主权项
地址