发明名称 Clock and counter for bit cell determination and timeout timing for serial data signaling on an apple desktop bus
摘要 A method for bit cell determination and timeout detection for an Apple Desktop Bus, using a counter clocked by a clock generator, according to the steps of: At the start of a bit cell, loading an initial value into the counter and enabling the counter to count down as clocked by the clock generator. Counting down until a low to high transition in the input ADB signal is detected or a terminal count is reached, such that if the low to high transition transition is detected, then enabling the counter to count up, else if the terminal count is reached, then indicating a timeout condition. If the counter is enabled to count up, then counting up until a high to low transition in the input ADB signal is detected or the terminal count is reached, such that if the high to low transition is detected, then stopping the counter and reading a final value to determine the bit cell value, else if the terminal count is reached, then indicating a timeout condition.
申请公布号 US5778201(A) 申请公布日期 1998.07.07
申请号 US19960591855 申请日期 1996.01.26
申请人 SCALISE, ALBERT M. 发明人 SCALISE, ALBERT M.
分类号 G06F11/00;G06F13/42;(IPC1-7):G06F13/00 主分类号 G06F11/00
代理机构 代理人
主权项
地址