发明名称 ATM switch queuing system
摘要 The system includes several input channels for transmission cells to several output channels. An ATM switch includes several input connections (23) each of which is connected to one of the input channels. The input connection has an input buffer (21) which holds cells if the cells are received faster from the input channel than being transmitted by the input connection. The input connection transmits the cells from the input puffer based on several priority stages. Several output connections (24) are connected to the output channels for cell transmission. The output connection includes an output buffer (22) which holds cells if the cells are received faster from the input connections than the output connection is able to transmit the cells. The output connection transmits the cells from the output buffer based on several priority stages. A switch structure (10) is provided which transmits the cells from the input connection to the output connections. An impulse signal circuit is connected between each output buffer of each output connection and between each input buffer of each input connection. The circuit sends a signal from an overloaded output buffer to those input buffer which transmitted immediately before a cell to the output buffer to stop transmission to the output buffer.
申请公布号 DE19757966(A1) 申请公布日期 1998.07.02
申请号 DE19971057966 申请日期 1997.12.24
申请人 HYUNDAI ELECTRONICS AMERICA INC., SAN JOSE, CALIF., US 发明人 WILLS, JEFFREY MERLIN, FAIRFAX, VA., US
分类号 H04Q3/00;H04L12/56;H04Q11/04;(IPC1-7):H04L12/56;H04Q3/52;H04Q11/00 主分类号 H04Q3/00
代理机构 代理人
主权项
地址