发明名称 Circuit and method to externally adjust internal circuit timing
摘要 <p>The method involves providing two signal paths. A test mode signal determines a mode of operation. The integrated circuit device is in the first mode of operation when the test mode signal is at a first signal level and in the second mode of operation when the test mode signal is at a second signal level. When the integrated circuit device is in the first mode of operation, the first signal path receives an internal signal and generates a first output signal in response to the internal signal. The first output signal is used to derive the timing of the internal control signal in the first mode of operation. When the integrated circuit device is in the second mode of operation, the second signal path receives an external signal provided at an external pin of the integrated circuit and generates a second output signal in response to the external signal. The second output signal is used to derive the timing of the internal control signal in the second mode of operation.</p>
申请公布号 EP0851235(A2) 申请公布日期 1998.07.01
申请号 EP19970310403 申请日期 1997.12.22
申请人 SIEMENS AKTIENGESELLSCHAFT;INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 WONG, HING;KIRIHATA, TOSHIAKI;KRSNIK, BOZIDAR
分类号 G06F1/06;G01R31/30;G06F1/08;G11C7/22;(IPC1-7):G01R31/317;G06F11/267 主分类号 G06F1/06
代理机构 代理人
主权项
地址