发明名称 Wire interconnect structures for connecting an integrated circuit to a substrate
摘要 An interconnect structure for connecting an integrated circuit (IC) chip to a supporting substrate is described. The supporting substrate serves to communicate signals between the IC chip and the "outside world," such as other IC chips. In one embodiment, the interconnect structure comprises an interconnect substrate having a first post disposed on one of its surfaces and a second post disposed on another of its surfaces. One post is for contacting the IC chip and the other is for contacting the major substrate. Each post comprising an elongated body having top and bottom ends, with the bottom end being mounted to one of the substrate surfaces and the top end having a substantially flat surface which is substantially co-planer with the substrate surface. The interconnect substrate further comprises a means for de-concentrating the mechanical stain present at one or both of the top and bottom ends of each post. The first and second posts are electrically coupled to one anther so that an electrical signal may pass from IC chip to the supporting substrate, and vice-versa.
申请公布号 US5773889(A) 申请公布日期 1998.06.30
申请号 US19960710840 申请日期 1996.09.23
申请人 FUJITSU LIMITED 发明人 LOVE, DAVID GEORGE;MORESCO, LARRY LOUIS;CHOU, WILLIAM TAI-HUA;HORINE, DAVID ALBERT;WONG, CONNIE MAK;BEILIN, SOLOMON ISAAC
分类号 H01L21/48;H01L21/60;H01L23/32;H01L23/485;H01L23/498;H05K1/11;H05K3/24;H05K3/34;H05K3/40;(IPC1-7):H01L23/48 主分类号 H01L21/48
代理机构 代理人
主权项
地址
您可能感兴趣的专利