INCREMENTAL NUMERICAL CONTROL

摘要

A noise immune monostable circuit generating delayed pulses for digital control circuits such as found in numerical control systems. The timing cycle is initiated in response to a first logic level and interrupted if the input signal shifts to a second logic level. A bistable circuit is reset by the output from the timing circuit and serves to restore the timing circuit to initial condtion, terminating the output pulse from the timing circuit.