Event driven programmer logic controller processor arrangement with buffered inputs and method of operation of the same

摘要

A processor arrangement is described having a programmer logic controller (PLC) operating to a ladder diagram process. A number of event inputs (11-15) are provided connected to an interrupt buffer (31), in turn connected to a real time clock (32), for recording times of events of signals received on the event inputs and generating interrupts. Sequential storage locations in a cyclical buffer (60) store interrupts and their event times, where events occurring within a predetermined incremental time window are stored, with their event times, in a storage location for that time window. Each location of the cyclical buffer is inspected in sequence upon each new step of the sequential process. The PLC is arranged to operate on any events stored in the buffer which are affected by the new step of the sequential process before proceeding to the next step of the sequential process.