发明名称 |
PLL circuit and digital signal reproducing apparatus |
摘要 |
A PLL circuit which is used as a reproducing clock forming circuit of a digital signal reproducing apparatus. The PLL circuit is strong against noises and has stable characteristics. Comparison outputs of a phase comparator 3 are outputted in a form of balance (differential) signals and are supplied to a loop filer 4. Output signals of the loop filter 4 are supplied to control voltage input terminals of a VCO 5 in a form of the balance signals. In-phase components of the noises included in control voltages can be cancelled. Time constants of the loop filter can be switched by bipolar transistors Tr31 and Tr32. A balance of the balance signals is not broken by base currents of the transistors Tr31 and Tr32.
|
申请公布号 |
US5767714(A) |
申请公布日期 |
1998.06.16 |
申请号 |
US19960723253 |
申请日期 |
1996.09.30 |
申请人 |
SONY CORPORATION |
发明人 |
KOTANI, YASUTAKA;SAKURA, YASUO;MIYAGI, SHIRO |
分类号 |
G11B20/14;H03L7/093;H03L7/107;(IPC1-7):H03L7/093 |
主分类号 |
G11B20/14 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|