发明名称 |
Delay compensation/resynchronization circuit for phase lock loops |
摘要 |
A circuit that compensates for delays induced by clock generation logic and distributed clock drivers (120...130) in phase lock loop applications is disclosed. The circuit is a phase lock loop (PLL) which contains a clock synchronization circuit (260) that operates to synchronize a transition edge of a signal generated by a frequency divider (135) against a distributed clock signal (145) generated by a clock output driver (130) of the circuit. The synchronization occurs unless the clock synchronization circuit (260) is disabled. <IMAGE>
|
申请公布号 |
EP0845735(A1) |
申请公布日期 |
1998.06.03 |
申请号 |
EP19970309255 |
申请日期 |
1997.11.18 |
申请人 |
STMICROELECTRONICS, INC. STMICROELECTRONICS, INC. |
发明人 |
COMETTI, ALDO GIOVANNI;O'BLENESS, R. FRANK |
分类号 |
H03K5/13;G06F1/10;H03L7/081;H03L7/18;(IPC1-7):G06F1/10 |
主分类号 |
H03K5/13 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|