发明名称 Low-power 5 volt tolerant input buffer
摘要 The present invention is directed to a low-power input buffer comprising an inverter coupled to receive a first safe voltage range to a first node and coupled to provide an output signal, and a low-power circuit coupled to receive a second safe voltage range and coupled to control a voltage at the first node in response to the output signal and the second safe voltage range. The first and second safe voltage ranges preferably are equivalent. The low-power circuit includes series transistors coupled to the first node and responsive to the voltage at the output node. The low-power circuit further includes a transistor coupled between the first and second nodes and responsive to an input voltage. A method of operating an input buffer comprises the steps of pulling up a voltage of a first node in response to voltages of a second node and an output node and pulling down the voltage at the first node and the second node in response to an input voltage to provide low power consumption and a high impedance input.
申请公布号 AU5249298(A) 申请公布日期 1998.06.03
申请号 AU19980052492 申请日期 1997.11.10
申请人 SYMBIOS LOGIC INC. 发明人 MICHAEL J MCMANUS
分类号 H03K19/003;H03K19/0185 主分类号 H03K19/003
代理机构 代理人
主权项
地址