发明名称 Use of spacers as floating gates in EEPROM with doubled storage efficiency
摘要 A method of forming a high density cell in electrically erasable and programmable read only memory (EEPROM) is disclosed. The doubling efficiency is achieved through providing two floating gates in a single cell, unlike what is found in prior art. While the polysilicon control gate is formed by conventional means, the floating gates are formed through a novel method of forming additional polysilicon spacers which are then coupled with lightly doped drain (LDD) regions to function as floating gates. Furthermore, the cell is turned on and off through the modulation of the LDD resistance and not through charge saturation methods of prior art. Finally, it is shown that through the use of two floating gates, rather than one, two bits of information can be stored in one cell with the concomitant advantage of doubled efficiency.
申请公布号 US5760435(A) 申请公布日期 1998.06.02
申请号 US19960635993 申请日期 1996.04.22
申请人 CHARTERED SEMICONDUCTOR MANUFACTURING, LTD. 发明人 PAN, YANG
分类号 G11C16/04;H01L21/336;H01L29/788;(IPC1-7):H01L29/72 主分类号 G11C16/04
代理机构 代理人
主权项
地址