Method of manufacturing a multiple layer circuit board die carrier with fine dimension stacked vias
摘要
A method of manufacturing a multiple layer circuit board with stacked vias of fine dimension and pitch. A base laminate with conductive pattern is coated with a dielectric which is photolithographically processed to create holes exposing selected regions of the underlying conductive pattern. The holes through the dielectric are plated to form via connections between the surface and the conductive pattern on the base laminate. The recess created by the via is filled with a conductive and plateable polymer which upon curing forms a conductive plug. A second dielectric layer is deposited on the board structure and in succession photolithographically processed to expose the underlying plated via and plug. The hole in the second dielectric is plated and filled with conductive polymer so as to create a second via vertically aligned with and electrically connected to the underlying first via. The ability to form fine pitch stacked vias is particularly important for printed circuit board structures such as carriers of flip chip die, in that the fine pitch of the solder ball array of the flip chip needs to be expanded and/or disbursed through multiple board layers with minimum area and electrical degradation.
申请公布号
US5758413(A)
申请公布日期
1998.06.02
申请号
US19960751047
申请日期
1996.11.15
申请人
INTERNATIONAL BUSINESS MACHINES CORPORATION
发明人
CHONG, KU HO;CROCKETT, JR., CHARLES HAYDEN;DUNN, DECEASED, STEPHEN ALAN;HOEBENER, KARL GRANT;MCMASTER, MICHAEL GEORGE