An address transition detection (ATD) circuit comprises a first (102) and a second (DDS) circuit and an interval timer (300). First circuit (102) receives on a first input (1-1) a change signal corresponding to a transition on one or more address bus lines, and in response transitions the output (O) from a first state to a second state. First circuit (102) receives a reset signal at a second input (1-2) to return the output (O) to the first state. The interval timer (300) has an output coupled to the second input (1-2) of the first circuit (102) and, upon receiving a signal at its input, generates the reset signal at its output after a timed interval. The second circuit (DDS) couples the change signal to the input of the interval timer (300).
申请公布号
WO9823032(A1)
申请公布日期
1998.05.28
申请号
WO1996US18917
申请日期
1996.11.26
申请人
MACRONIX INTERNATIONAL CO., LTD.;LIU, YIN-SHANG;CHANG, KUEN-LONG;HUNG, CHUN-HSIUNG;CHUANG, WEITONG;WAN, RAY-LIN