| 摘要 |
An apparatus for sampling logic states of a plurality of nodes of an integrated circuit. A selector circuit is coupled to the plurality of nodes of the integrated circuit and to a scan cell. The selector circuit comprises a plurality of control inputs, wherein each combination of logic states of the plurality of control inputs causes the selector circuit to output to the scan cell a logic value of a particular one of the nodes of the integrated circuit.
|
