发明名称 Method for testing interconnections between integrated circuits using a dynamically generated interconnect topology model
摘要 Methods for testing interconnections on an electronic assembly include the steps of dynamically generating an interconnect topology model from one system, generating test patterns to test the interconnections, applying the test patterns to the boundary scan cells of the system under test to test the interconnections, and determining whether the interconnections match the interconnect topology model. The invention thus dynamically generates an interconnect topology model from a known working system, rather than deriving the interconnect topology model from design data that describes all the interconnections on an electronic assembly.
申请公布号 US5757820(A) 申请公布日期 1998.05.26
申请号 US19970785713 申请日期 1997.01.17
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 ANGELOTTI, FRANK WILLIAM
分类号 G01R31/3185;(IPC1-7):G06F11/00 主分类号 G01R31/3185
代理机构 代理人
主权项
地址