发明名称 |
Error detection and correction for four-bit-per-chip memory system |
摘要 |
Advantage is taken of the presence of identity submatrices in a parity check matrix to achieve correction of errors in a single symbol and detection of errors in a single symbol together with a single bit error in another symbol for use in computer memory systems. The code structure enhances utilization of chip real estate and specifically provides for the utilization of a (76,64) code which employs 19 chips per computer memory word as opposed to 20 chips per word.
|
申请公布号 |
US5757823(A) |
申请公布日期 |
1998.05.26 |
申请号 |
US19950538691 |
申请日期 |
1995.10.03 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
CHEN, CHIN-LONG;HSIAO, MU-YUE |
分类号 |
G06F11/10;H03M13/15;(IPC1-7):H03M13/00 |
主分类号 |
G06F11/10 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|