发明名称 MEMORY SUPERVISORY AND CONTROLLING SYSTEM FOR MAIN SIGNAL BY ODD/EVEN NUMBER ALTERNATE CHECK
摘要 <p>PROBLEM TO BE SOLVED: To improve the supervisory ability of a main signal memory by counting addresses at the time of write and read, measuring the data storage amount of a main signal memory part and switching the odd/even number of a party bit, when a prescribed value is reached. SOLUTION: When a write address is generated from a write address counter 4, a state management part 6 adds one to the data storage amount. A change point detection part 8 monitors the data storage amount of the state management part 6, and when the prescribed value is reached, sends odd/even number switching signals to a parity generation part 1 and switches the off number/even number of a parity. At the same tome, the prescribed value is loaded to a down counter 7. In the other hand, when a read address is generated from a read address counter 5, the data storage amount of the state management part 6 and the down counter 7 and the counter value of the down counter 7 are decreased by one. Here, when the counter value of the down counter 7 turns from '1' to '0', the change point detection part 8 sends the odd/even number switching signals to the parity generation part 1 and switches the odd number/even number of the parity.</p>
申请公布号 JPH10135961(A) 申请公布日期 1998.05.22
申请号 JP19960284250 申请日期 1996.10.25
申请人 NEC CORP 发明人 NAGAMOTO MAMORU
分类号 G06F11/10;G11C29/24;H04J3/14;H04L1/00;H04L12/931;H04Q11/04;(IPC1-7):H04L12/28 主分类号 G06F11/10
代理机构 代理人
主权项
地址