发明名称 SYNCHRONIZING SIGNAL PROCESSOR
摘要 PROBLEM TO BE SOLVED: To make an external system able to perform the synchronous processing of the signals of video and audio without delay by reporting display time information to the external system earlier for one unit. SOLUTION: A decoder 4 decodes a bit stream stored in a bit stream memory 3 and makes it to serve as a decoded signal output 5. Also, after outputting presentation unit leading data from the memory 3 to the decoder 4 until the next presentation unit leading data are written in the memory 3, a bit stream memory controller 6 outputs '1' when the presentation unit leading data are not outputted from the output 5 and the controller 6 output '0' when the presentation unit leading data are outputted from the output 5 to a PTSTF latch 8 at the timing of writing the presentation unit leading data to the memory 3. Thus, PTS is reported to the external system earlier by one presentation unit.
申请公布号 JPH10136322(A) 申请公布日期 1998.05.22
申请号 JP19960289518 申请日期 1996.10.31
申请人 MATSUSHITA ELECTRIC IND CO LTD 发明人 HIRANO TAKEHISA;NISHIO TAKATOSHI
分类号 H04N19/42;H04L7/00;H04N7/08;H04N7/081;H04N7/24;H04N19/00;H04N19/423;H04N19/70 主分类号 H04N19/42
代理机构 代理人
主权项
地址
您可能感兴趣的专利