发明名称 MPEG decoder unified memory
摘要 <p>An MPEG decoder system and method for performing video decoding or decompression which includes a unified memory for multiple functions according to the present invention. The video decoding system includes transport logic, a system controller, and MPEG decoder logic. The video decoding system of the present invention includes a single unified memory which stores code and data for the transport, system controller and MPEG decoder functions. The single unified memory is preferably a 16 Mbit memory. The MPEG decoder logic includes a memory controller which couples to the single unified memory, and each of the transport logic, system controller and MPEG decoder logic access the single unified memory through the memory controller. The video decoding system implements various frame memory saving schemes, such as compression or dynamic allocation, to more efficiently use the memory. In one embodiment, the memory is not required to store reconstructed frame data during B-frame reconstruction, thus considerably reducing the required amount of memory for this function. Alternatively, the memory is only required to store a portion of the reconstructed frame data. In addition, these savings in memory allow portions of the memory to also be used for transport and system controller functions. The present invention thus provides a video decoding system with reduced memory requirements. <IMAGE></p>
申请公布号 EP0843485(A2) 申请公布日期 1998.05.20
申请号 EP19970118139 申请日期 1997.10.20
申请人 LSI LOGIC CORPORATION 发明人 CHAU, KWOK KIT
分类号 G06T1/60;G06T9/00;H04N5/44;H04N5/46;H04N7/26;H04N7/50;H04N21/443;(IPC1-7):H04N7/50 主分类号 G06T1/60
代理机构 代理人
主权项
地址