发明名称 EEPROM memory device with simultaneous read and write sector capabilities
摘要 A memory device having a memory array, a row decoding unit, a column decoding unit, and a control unit; the memory array presents global bit lines extending along the whole of the array and connected to respective local bit lines, one for each of the sectors; a switch is provided between the global bit lines and each respective local bit line to selectively connect a selected global bit line and only one of the associated local bit lines; and the switches are controlled by local decoding units over control lines, to address the sectors independently and so perform operations (read, erase, write) simultaneously in two different sectors in different rows and columns.
申请公布号 US5748528(A) 申请公布日期 1998.05.05
申请号 US19960642813 申请日期 1996.05.03
申请人 SGS-THOMSON MICROELECTRONICS S.R.L. 发明人 CAMPARDO, GIOVANNI;BEDARIDA, LORENZO;FUSILLO, GIUSEPPE;SILVAGNI, ANDREA
分类号 G11C17/00;G11C7/18;G11C8/10;G11C8/12;G11C16/02;G11C16/06;G11C16/10;H01L21/8247;H01L27/115;H01L29/788;H01L29/792;(IPC1-7):G11C16/06 主分类号 G11C17/00
代理机构 代理人
主权项
地址