发明名称 |
Line data architecture and bus interface circuits and methods for dual-edge clocking of data to bus-linked limited capacity devices |
摘要 |
A data system architecture and interface circuits permit slow devices having limited signal capacities to launch and receive information from a central bus. Data is clocked onto the bus with a master circuit at the leading and trailing edges of the bus clock so that portions of a large multibit signal are launched without having to wait for the initiation of a next clock cycle. Accordingly, data portions are launched during both leading and trailing edges of the clock signal. In the case of a simple bus device not able to accommodate inclusion of a slave interface circuit, the received signal packet is provided in adapted form anticipating that only a second half portion of the signal packet will actually be registered as received.
|
申请公布号 |
US5748917(A) |
申请公布日期 |
1998.05.05 |
申请号 |
US19950579884 |
申请日期 |
1995.12.28 |
申请人 |
APPLE COMPUTER, INC. |
发明人 |
KREIN, WILLIAM TODD;FLAIG, CHARLES M.;KELLY, JAMES D. |
分类号 |
G06F13/42;(IPC1-7):G06F13/38 |
主分类号 |
G06F13/42 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|