发明名称 ADDRESS CIRCUIT
摘要 PURPOSE:To reproduce a PCM signal with fidelity by suppressing the deviation of an area due to an address error and optimizing the capability of an error correction code so as to execute the address detection at the head of a data and protect it when no address is detected accurately. CONSTITUTION:A reproducing signal from a magnetic tape is synchronizing by a synchronizing circuit 3, a demodulation circuit 4 demodulates the signal and a parity check circuit 5 checks the parity. Further, address and ID code latch circuits 6, 7 latch a block address and an ID code respectively and an ID code detection circuit 8 checks the reliability of the ID code to discriminate the present mode thereby changing the required timing. Then an address comparison circuit, a discrimination circuit and an address counter or the like of an address circuit 9 process the outputs of the circuits 5, 6 and a correction address generating circuit 18 so as to execute the head address detection of data and to protect the undetection accurately thereby reproducing a PCM signal with fidelity.
申请公布号 JPS62183059(A) 申请公布日期 1987.08.11
申请号 JP19860023714 申请日期 1986.02.07
申请人 HITACHI LTD 发明人 ITO MASAHIRO;KIMURA HIROYUKI;OKAMOTO HIROO;NOGUCHI TAKAHARU
分类号 G11B20/10 主分类号 G11B20/10
代理机构 代理人
主权项
地址