发明名称 |
Method for optimising a memory cell matrix for a semiconductor integrated microcontroller |
摘要 |
<p>The invention relates to a matrix of memory cells for a semiconductor integrated microcontroller, being of the type intended for accommodation between macrocells of the microcontroller, so as to minimize the consumption of circuit area on the semiconductor. The matrix comprises memory cells which are organized into rows and columns, with the number of columns defining the matrix height (X), which is advantageously variable according to the number of bits intended for selecting the matrix column, while its width (Y) is dependent on the overall capacity of the memory. <IMAGE></p> |
申请公布号 |
EP0837474(A2) |
申请公布日期 |
1998.04.22 |
申请号 |
EP19970830239 |
申请日期 |
1997.05.23 |
申请人 |
STMICROELECTRONICS S.R.L. |
发明人 |
PELAGALLI, SERGIO;OLIVO, MARCO |
分类号 |
G11C11/41;G06F12/02;G11C8/00;H01L21/8242;H01L27/108;(IPC1-7):G11C5/02;G11C7/00 |
主分类号 |
G11C11/41 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|