发明名称 |
M&A for dynamically generating and maintaining frame based polling schedules for polling isochronous and asynchronous functions that guaranty latencies and bandwidths to the isochronous functions |
摘要 |
Circuitry and complementary logic are provided to a bus controller, a number of 1:n bus signal distributors, and a number of bus interfaces of an hierarchical serial bus assembly for the bus controller to dynamically generate and maintain a frame based polling schedule for polling the functions of the bus agents connected to the serial bus assembly and the serial bus elements themselves. The hierarchical serial bus assembly is used to serially interface a number of isochronous and asynchronous peripherals to the system unit of a computer system. These circuitry and complementary logic of the serial bus elements support gathering of various critical operating characteristics by the bus controller. The circuitry and logic provided to the bus controller in turn generate the frame based polling schedule in accordance to these gathered critical operating characteristics, guaranteeing latencies and bandwidths to the isochronous functions of the isochronous peripherals. In certain embodiments, the circuitry and logic provided to the bus controller further adapts in real time its frame based polling schedule in like manner, responsive to live attachment/detachment of serial bus elements.
|
申请公布号 |
US5742847(A) |
申请公布日期 |
1998.04.21 |
申请号 |
US19940331727 |
申请日期 |
1994.10.31 |
申请人 |
INTEL CORPORATION |
发明人 |
KNOLL, SHAUN;MORRISS, JEFF CHARLES;BHATT, AJAY V.;NIZAR, PUTHIYA KOTTAL;HASLAM, RICHARD M.;CADAMBI, SUDARSHAN BALA |
分类号 |
G06F13/10;G06F13/22;G06F13/40;H04L12/64;(IPC1-7):G06F13/14;G06F13/20 |
主分类号 |
G06F13/10 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|