发明名称 SYNCHRONOUS CIRCUIT
摘要 A synchronous circuit includes a first block operating in synchronism with a first clock signal, and a second block operating in synchronism with a second clock signal having a frequency lower than that of the first clock signal. The first block includes a frame synchronizing circuit for detecting a synchronous pattern contained in input data having a frame format having a supervisory control data part and an information part, the supervisory control data part including pointer information indicative of a beginning of the information part. The first block includes a synchronizing unit for generating, from the synchronous pattern, a synchronizing control signal for synchronizing the second block operation with the first block operation. The first block includes a pulse generator for generating a first frame pulse signal from the first clock signal and a second frame pulse signal having a frequency lower than that of the first frame pulse signal. The second block includes an information part detecting unit for generating the second frame pulse signal from the second clock signal and the synchronizing control signal, the first frame pulse signal being synchronized with the beginning of the information part.
申请公布号 CA2084364(C) 申请公布日期 1998.04.14
申请号 CA19922084364 申请日期 1992.12.02
申请人 FUJITSU LIMITED 发明人 ISHIHARA, TOMOHIRO;YAMASHITA, HARUO;WAKISAKA, TAKAAKI;KONDO, RYUICHI;SUDO, TOSHIYUKI
分类号 H04J3/00;H04J3/06;H04L7/08;H04Q11/04;(IPC1-7):H04J3/06 主分类号 H04J3/00
代理机构 代理人
主权项
地址