A multiple processor communications system including a control processor and a scan processor having its own program counter enabling the efficient execution of sub-routines. The scan processor directly accesses a compiled user memory which contains its operating program and also directly accesses the image memory which contains the input and output data to perform the computations required by the program. The system includes error codes for distinguishing various error conditions including collision error conditions indicating illegal commands to the scan processor when it is scanning and parity errors in the compiled user memory and in the image memory.
申请公布号
CA1337876(C)
申请公布日期
1996.01.02
申请号
CA19890596161
申请日期
1989.04.10
申请人
AEG SCHNEIDER AUTOMATION, INC.
发明人
GATES, DIRK I.;WATT, KIM J.;RANTALA, GLEN W.;JANKE, DONALD R.