发明名称 Method and apparatus for correlating logic analyzer state capture data with associated application data structures
摘要 Methods and associated apparatus for analyzing and presenting captured state logic data including memory accesses by an intelligent I/O interface device and an attached computer system. The data analysis and display of the present invention aids an engineer in locating data corruption failures in a system. The heuristic analysis of the methods of the present invention locate and identify buffers accessed within the captured state logic data and buffer descriptors accessed within the captured state logic data despite the time dispersion thereof. The buffers and buffer descriptors located and identified within the captured state logic data are displayed on a computer display screen in a manner to more effectively assist an engineer in locating a root cause of data corruption than was possible with prior methods devoid of the analysis of the present invention. In particular, the display visually identifies buffers regardless of the state/time dispersion in the original captured state logic data and distinguishes read access from write access thereto. The display includes indicia used to associate a located and identified buffer descriptor with the identified buffer to which it refers. In response to user requests, the data contained in a selected buffer or selected buffers may be textually displayed either in a raw form or in accordance with the protocol specifications of the underlying data exchange application being debugged. The identified buffers may also be easily searched for a user specified string without concern for the time dispersion of the buffers in the captured state logic data.
申请公布号 US5737520(A) 申请公布日期 1998.04.07
申请号 US19960708142 申请日期 1996.09.03
申请人 HEWLETT-PACKARD CO. 发明人 GRONLUND, ROBERT D.;WILLETTE, BRIAN A.;ZEVIN, WILLIAM M.
分类号 G06F11/22;G06F11/32;(IPC1-7):G06F11/22 主分类号 G06F11/22
代理机构 代理人
主权项
地址