发明名称 Self-aligned contact process in semiconductor fabrication
摘要 The encapsulation of gate stacks of a semiconductor device in an oxide insulative layer and in a silicon nitride etch-stop layer allows the formation of a contact filling for connection to underlying diffusion regions without risk of accidental diffusion contact to gate shorts created by the contact filling. As a result, the gate stacks may be patterned closer together, thus reducing the cell size and increasing the cell density. Furthermore, use of the etch-stop layer makes contact lithography easier since the size of the contact opening can be increased and contact alignment tolerance made less stringent without concern of increasing the cell size or of creating diffusion contact to gate shorts.
申请公布号 US5731242(A) 申请公布日期 1998.03.24
申请号 US19950557904 申请日期 1995.11.14
申请人 INTEL CORPORATION 发明人 PARAT, KRISHNA K.;WADA, GLEN N.;ATWOOD, GREGORY E.;TANG, DANIEL N.
分类号 H01L21/28;H01L21/60;H01L21/768;H01L21/8247;H01L23/485;H01L23/522;H01L27/115;H01L29/78;H01L29/788;H01L29/792;(IPC1-7):H01L21/82 主分类号 H01L21/28
代理机构 代理人
主权项
地址
您可能感兴趣的专利