发明名称 |
Semiconductor memory device including main/sub-bit line arrangement |
摘要 |
A semiconductor memory device including a plurality of sub-bit lines, a sense amplifier provided in common to the plurality of sub-bit lines which receives a data signal from a first one of the plurality of sub-bit lines, a main-bit line operatively coupled to the sense amplifier to receive an output of the sense amplifier, and a data latch circuit provided to latch data appearing on the main-bit line. The device further comprises a circuit for transferring a data signal of a second one of the plurality of sub-bit lines to the sense amplifier when the data latch circuit is being accessed to read out data latched in the data latch circuit.
|
申请公布号 |
US5732026(A) |
申请公布日期 |
1998.03.24 |
申请号 |
US19960713692 |
申请日期 |
1996.09.13 |
申请人 |
NEC CORPORATION |
发明人 |
SUGIBAYASHI, TADAHIKO;NARITAKE, ISAO |
分类号 |
G11C11/401;C21C5/40;G11C7/06;G11C7/18;G11C11/409;H01L21/8242;H01L27/108;(IPC1-7):G11C7/00 |
主分类号 |
G11C11/401 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|