发明名称 Method for shallow trench isolation
摘要 A new method for forming planarized high quality oxide shallow trench isolation is described. A nitride layer overlying a pad oxide layer is provided over the surface of a semiconductor substrate. A plurality of isolation trenches is etched through the nitride and pad oxide layers into the semiconductor substrate wherein there is at least one first wide nitride region between two of the isolation trenches and at least one second narrow nitride region between another two of the isolation trenches. A high density plasma (HDP) oxide layer is deposited over the nitride layer filling the isolation trenches wherein the HDP oxide deposits more thickly in the first region over the wide nitride layer and deposits more thinly in the second region over the narrow nitride layer and wherein the difference in step heights of the HDP oxide between the first region and a region overlying an isolation trench is a first height. A layer of spin-on-glass is coated over the HDP oxide layer wherein the difference in step heights of the spin-on-glass material between the first region and the region overlying an isolation trench is a second height smaller than the first height. The spin-on-glass layer and portions of the HDP oxide layer in the first region are etched away. The spin-on-glass layer and HDP oxide layer remaining are polished away wherein the substrate is planarized.
申请公布号 US5728621(A) 申请公布日期 1998.03.17
申请号 US19970845870 申请日期 1997.04.28
申请人 CHARTERED SEMICONDUCTOR MANUFACTURING PTE LTD 发明人 ZHENG, JIA ZHEN;TAY, CHARLIE WEE SONG;LU, WEI;CHAN, LAP
分类号 H01L21/762;(IPC1-7):H01L21/76 主分类号 H01L21/762
代理机构 代理人
主权项
地址