发明名称 Envelope detector including sample-and-hold circuit controlled by preceding carrier pulse peak(s)
摘要 A sampling synchronous envelope detector adopts a specialized sample-and-hold ("S&H") approach, basing a detected output on instantaneous values of the carrier waveform which are sampled at specially chosen instants. Non-linear distortion is avoided by timing the sampling instants to occur at or near a carrier wave peak which is subsequent to an earlier carrier wave peak which serves as a time base. Sampling instants occur only at or near positive carrier peaks (or only at or near negative peaks) in a half-wave embodiment, and sampling instants occur at or near both positive and negative carrier peaks in a full wave embodiment. Another aspect of the detector provides means, such as a phase locked loop, for ensuring that the phase of the sampling instants is maintained continuously, even in the event of carrier pinch-off or other event which distorts or minimizes the carrier waveform from which the timing instants would otherwise be determined. Still another aspect of the detector provides for low pass filtering, and group delay equalization of the filtered signal, before it is output.
申请公布号 US5724002(A) 申请公布日期 1998.03.03
申请号 US19960662604 申请日期 1996.06.13
申请人 ACRODYNE INDUSTRIES, INC. 发明人 HULICK, TIMOTHY P.
分类号 H03D1/22;(IPC1-7):H03D1/02 主分类号 H03D1/22
代理机构 代理人
主权项
地址