Described is an integrated circuit (1) with a mode select circuit (3) enabling the integrated circuit to be set in a test and/or initialization mode of operation. The integrated circuit is distinguished by an electroconductive protective layer (4) which is located above the mode select circuit, covering it at least partially. Unauthorized interventions setting the integrated circuit in a test and/or initialization mode are thus prevented in a reliable manner.
