摘要 |
A load element, which is controlled by a control signal acquired by a logical operation of a write/read enable signal and a row address signal, is provided at a pair of digit lines. This structure provides a semiconductor memory device that suppresses a change in the potential difference between the digit line pair, which is caused by a parasitic resistor, to ensure an uniform read delay time and improve the reading speed.
|