发明名称 Semiconductor component wiring forming method
摘要 The method involves forming a wiring layer (30) on a substrate. A second wiring layer (31) is formed which has a higher definition than an insulating film (32). A conductive layer is applied on the first layer. An insulating layer is formed on the second layer. The film is then selectively etched to form a contact opening (33) which reveals the surface of the second layer. A third wiring layer (34) is formed in the contact opening on the second layer. Preferably the second layer is 10 per cent smaller than the first. The second wiring layer contains a metal on which no surface oxide film forms at normal temperatures.
申请公布号 DE19729156(A1) 申请公布日期 1998.02.12
申请号 DE19971029156 申请日期 1997.07.08
申请人 LG SEMICON CO., LTD., CHEONGJU, KR 发明人 LEE, KYUNG-IL, SEOUL/SOUL, KR;JOO, SEUNG-KI, SEOUL/SOUL, KR;KIM, BYUNG-YOON, SEOUL/SOUL, KR
分类号 H01L23/12;H01L21/768;(IPC1-7):H01L21/768 主分类号 H01L23/12
代理机构 代理人
主权项
地址