发明名称 Multiprocessor computer system and a method for memory allocation to optimize cache coherency within the system
摘要 A multiprocessor system and method for allocating data into a cachet to minimize the amount of data transaction among the caches for achieving a cache consistency. The system has a plurality of processors, each having a cache. An outside common memory stores data and a bus line is coupled among the respective caches for transferring data among the caches and the common memory for achieving a snooping function among the caches in order to maintain cache consistency. Each processor further includes a memory space allocation controller for controlling a requested data into the cache with a predetermined cache line unit. The memory space allocation controller includes a memory space allocation requestor, a cache line size recognizer and memory space allocator for allocating memory space in accordance with instructions from both the memory space allocation requestor and the cache line size recognizer so as to allocate the requested data within a minimum cache line number.
申请公布号 US5715430(A) 申请公布日期 1998.02.03
申请号 US19960768590 申请日期 1996.12.18
申请人 KABUSHIKI KAISHA TOSHIBA 发明人 HIRAYAMA, HIDEAKI
分类号 G06F12/08;G06F12/02;(IPC1-7):G06F12/00;G06F13/00 主分类号 G06F12/08
代理机构 代理人
主权项
地址