发明名称 |
Programmable logic device with fixed and programmable memory |
摘要 |
An improved programmable logic device (PLD) comprises a programmable AND first array to which a set of PLD input lines are selectively connectable and providing a set of outputs which are selectively connectable to a set of inputs to a programmable OR second army which drives a second set of output lines, in combination with a programmable AND third array having a set of inputs that are selectively connectable to the set of input lines and having a set of outputs that are fixedly connected as a set of inputs to a fixed OR fourth array providing a set of PLD outputs, with the set of outputs from the OR second array also connected in a fixed manner as inputs to the OR fourth array. This arrangement overcomes some of the weaknesses in both the conventional PAL and PLA architectures while retaining most of their strengths.
|
申请公布号 |
US5714890(A) |
申请公布日期 |
1998.02.03 |
申请号 |
US19960789095 |
申请日期 |
1996.10.11 |
申请人 |
PHILIPS ELECTRONICS NORTH AMERICA CORPORATION |
发明人 |
CLINE, RONALD L. |
分类号 |
H03K19/173;H03K19/177;(IPC1-7):H03K19/177 |
主分类号 |
H03K19/173 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|