发明名称 |
Image processing LSI circuit with image preprocessing, feature extraction and matching |
摘要 |
There is disclosed a high-speed programmable image processing LSI circuit adaptable to image preprocessing, feature extraction, and matching, which includes a DMA transfer control portion (4) for DMA transfer which reads input data from an external memory to transfer the input data to data memories in the LSI circuit; a sequence control portion (8), an instruction memory (7), and an address generating portion (3) which control writing to and reading from the data memories in response to an instruction code; the DMA transfer control portion (4) accommodating a wait time caused during external data transfer to prevent the wait time from affecting instruction code control in the LSI circuit; SIMD type processing units arranged in parallel and connected to output lines of the data memories for completing the process steps of image processing in cooperation with a postprocessing portion which in turn provides an output signal (54) to the exterior and accommodates a wait time at this time.
|
申请公布号 |
US5715436(A) |
申请公布日期 |
1998.02.03 |
申请号 |
US19950510125 |
申请日期 |
1995.08.01 |
申请人 |
MITSUBISHI DENKI KABUSHIKI KAISHA |
发明人 |
KAWAI, HIROYUKI;INOUE, YOSHITSUGU;STREITENBERGER, ROBERT |
分类号 |
G06T1/20;G06T5/20;(IPC1-7):G06F15/80;G06T1/60 |
主分类号 |
G06T1/20 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|