发明名称 |
Clock timing recovery circuit |
摘要 |
<p>In a clock timing recovery circuit for recovering the clock timing from a baseband signal obtained by detection of a received signal, clock timing is rapidly established by using a clock which has been phase-shifted from the desired clock timing to sample the baseband signal, and by obtaining the optimum phase from the sampled signal obtained as a result. A clock-timing recovery circuit according to this invention does not require oversampling and provides easy optimisation of circuit constants. <IMAGE></p> |
申请公布号 |
EP0821503(A2) |
申请公布日期 |
1998.01.28 |
申请号 |
EP19970305040 |
申请日期 |
1997.07.09 |
申请人 |
NIPPON TELEGRAPH AND TELEPHONE CORPORATION |
发明人 |
TAKAO, TOSHIAKI;SUZUKI, YOSHIFUMI;SHIRATO, TADASHI |
分类号 |
H04L7/00;H04L7/02;H04L7/033;H04L7/04;(IPC1-7):H04L7/02 |
主分类号 |
H04L7/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|