| 摘要 |
A data receiving circuit of a digital communication system which receives a transmitted input data bit column and input clock, comprising a first clock generator having a first delay that receives the input clock and outputs a first clock, a delay locked loop having secondary delay cells connected in series to each other which allow the first clock to be sequentially phase-delayed by 2 pi /2n and as a result, output secondary clocks, and which locks a phase difference between the first clock and an output of delay cell of 2 pi radian, a phase detector for outputting a phase control signal which controls the delay time of the first delay cell so that the clocks outputted from the first clock generator and the delay locked loop can have rising edges in the middle point of a corresponding input data bit by detecting the phase difference between phases of the input data bit column and the clocks and then controlling the first delay cell, and a data register controlled by the clocks to receive the input data bit column.
|
